

Fig 1




Fig 2




Fig 3

Packet

400




Fig 4

10037168.110701

Page 100d 511

10/20/2020

500	501	502	503	504	505	506
Header	Block 1	Block 2	Block 3	Block 4	Block 5	Block 6

570

address 500a

531a

500	501	502	503	504
Header	Block 1	Block 2	Block 3	Block 4

520


address 500a

531	505	506
Header	Block 5	Block 6

address + 4

F. 35

600 T:1



610

611

T3  
Add=25  
Blocks=5

T1  
Add=4  
Blocks=3

T2  
Add=50  
Blocks=10

T1  
Add=0  
Blocks=2

Received Packet

T1

Add=2  
Blocks=2

630

Packet Memory After Merge

611

T3  
Add=25  
Blocks=5

612

T1  
Add=4  
Blocks=3

613

T2  
Add=50  
Blocks=10

614

T1  
Add=0  
Blocks=2

620

611

T3  
Add=25  
Blocks=5

613

T2  
Add=50  
Blocks=10

614

T1  
Add=0  
Blocks=7

F. 86




Fig 7





Fig 8





Sync + packet type

Fig 9A



910




Fig. 9C

~~FIG. 9C~~




Fig 10




Fig 11

10037458-440794




Fig 12

# TOTAL BOOT




Fig 13




Fig 14






Fig 15

TOGETHER  
Switch Network 1630






Fig 16



Preserving Packet Order w/ Transaction



No Packet or Transaction Ordering

Fig 17




Fig 18




Fig 19A

1901





Fig 19B



19C

8b Code	9 bit symbol
0000 0000	101010101
0000 0001	101010100
0000 0010	101010111
⋮	
0101 0101	001010101
⋮	
0111 0110	001110110
0111 0111	100100010
⋮	
1111 1111	110101010

Fig 20



# TOCOT EST/EOT




Fig 21A




Fig 21B




Fig 21C

# FOOT-BAT-FOOT




Fig 22




Fig 23




Fig 24




Fig 25-




Fig 26






Fig 27




Fig 28




Fig 29

# Multipoint Memory Device 3000




Fig 30




Fig 31

Input Queue 3201				Output Queue 3202			
Port	R/W	Address	Data	Valid	Port	Data	
3	R	1000		1	3	11...0	
4	W	4000	10...1	0			
3	W	1000	111...0	0			
3	R	2000		1	3	101...1	
					⋮		

Fig 32




Fig 33




Fig 34






Fig 35

TOTAL FOOT





Fig 36

LineDriver 3700



Variable Driver

$\begin{cases} \text{RD}^+ \wedge \text{DataIn} = \text{pull down} \\ \text{RD}^- \wedge \text{DataIn} = \text{pull up} \end{cases}$

Fig 37A




Fig 37B




FIG. 38A




FIG. 38B




Fig 39A




Fig 39B




Fig 40




Fig 41






Fig 42A

$[V_{N-1}, V_N] = [0, 0]$




Fig 42B




FIG. 42C





Fig. 43



LD = 1, iHF = 0, iPTR = "001000000"

LD = 1, iHF = 1, iPTR = "000000100"

Fig 44




Fig 45




Fig 46




Fig 47A






Fig 47B








Fig. 49A




Fig 49B